设为首页收藏本站 IC币充值

IC设计小镇

 找回密码
 入住IC小镇

QQ登录

只需一步,快速开始

芯满微
奋芯电子
查看: 374|回复: 2

[资料] An Adaptive PLL Tuning System Architecture

[复制链接]
发表于 2019-11-30 18:13:01 | 显示全部楼层 |阅读模式
An adaptive phase-locked loop (PLL) architecture for high-performance tuning systems is described. The architec-
ture combines contradictory requirements posed by different performance aspects. Adaptation of loop parameters occurs contin-
uously, without switching of loop filter components, and without interaction from outside of the tuning system. The relationship of
performance aspects (settling time, phase noise, and spurious signals) to design variables (loop bandwidth, phase margin, and loop
filter attenuation at the reference frequency) are presented, and the basic tradeoffs of the new concept are discussed. A circuit im-
plementation of the adaptive PLL, optimized for use in a multiband (global) car-radio tuner IC, is described in detail. The real-
ized tuning system achieved state-of-the-art settling time and spectral purity performance in its class (integer- PLL's): a signal-to-
noise ratio of 65 dB, a 100-kHz spurious reference breakthrough signal under 81 dBc, and a residual settling error of 3 kHz after
1 ms, for a 20-MHz frequency step. It simultaneously fulfills the speedrequirementsforinaudiblefrequencyhoppingandtheheavy
signal-to-noise ratio specification of 64 dB.

An Adaptive PLL Tuning System Architecture.pdf

678.69 KB, 下载次数: 2, 下载积分: IC币 -3 元

An Adaptive PLL Tuning System Architecture

发表于 2019-11-30 18:56:19 | 显示全部楼层
thanks a lot
发表于 2019-12-2 09:12:53 | 显示全部楼层
这个挺不错的,支持下
您需要登录后才可以回帖 登录 | 入住IC小镇

本版积分规则

关闭

站长推荐上一条 /1 下一条

QQ|Archiver|手机版|IC设计小镇 ( 苏ICP备10008526号  

GMT+8, 2020-7-9 11:50 , Processed in 0.068426 second(s), 11 queries , File On.

Powered by Discuz! X3.4

Copyright © 2001-2020, Tencent Cloud.

快速回复 返回顶部 返回列表